View IDT74FCT163373APA_787631.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

3.3V CMOS 16-BIT TRANSPARENT LATCH
Integrated Device Technology, Inc.
IDT74FCT163373/A/C
FEATURES:
* 0.5 MICRON CMOS Technology * Typical tSK(o) (Output Skew) < 250ps * ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) * Packages include 25 mil pitch SSOP, 19.6 mil pitch TSSOP and 15.7 mil pitch TVSOP * Extended commercial range of -40C to +85C * VCC = 3.3V 0.3V, Normal Range or VCC = 2.7 to 3.6V, Extended Range * CMOS power levels (0.4W typ. static) * Rail-to-Rail output swing for increased noise margin * Low Ground Bounce (0.3V typ.) * Inputs (except I/O) can be driven by 3.3V or 5V components
DESCRIPTION:
The FCT163373/A/C 16-bit transparent D-type latches are built using advanced dual metal CMOS technology. These high-speed, low-power latches are ideal for temporary storage of data. They can be used for implementing memory address latches, I/O ports, and bus drivers. The Output Enable and Latch Enable controls are organized to operate each device as two 8-bit latches or one 16-bit latch. Flowthrough organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin. The inputs of FCT163373/A/C can be driven from either 3.3V or 5V devices. This feature allows the use of these transparent latches as translators in a mixed 3.3V/5V supply system. With xLE inputs HIGH, the FCT163373/A/C can be used as buffers to connect 5V components to a 3.3V bus.
FUNCTIONAL BLOCK DIAGRAM
1OE
2OE
1LE 1D1
2LE
D
1O1
2D1
D
2O1
C
C
TO 7 OTHER CHANNELS
2601 drw 01
TO 7 OTHER CHANNELS
2601 drw 02
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL TEMPERATURE RANGE
(c)1996 Integrated Device Technology, Inc.
AUGUST 1996
8.4
DSC-2601/6
1
IDT74FCT163373/A/C 3.3V 16-BIT TRANSPARENT LATCH
COMMERCIAL TEMPERATURE RANGES
PIN CONFIGURATIONS
PIN DESCRIPTION
Pin Names xDx Description Data Inputs Latch Enable Input (Active HIGH) Output Enable Input (Active LOW) 3-State Outputs
2601 tbl 01
1OE 1O1 1O2
1 2 3 4 5 6 7 8 9 10 11 12 SO48-1 SO48-2 13 SO48-3 14 15 16 17 18 19 20 21 22 23 24
48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25
1LE 1D1 1D2
xLE xOE xOx
GND
1O3 1O4
GND
1D3 1D4
ABSOLUTE MAXIMUM RATINGS(1)
Symbol VTERM(2) VTERM(3) VTERM(4) TSTG IOUT Description Terminal Voltage with Respect to GND Terminal Voltage with Respect to GND Terminal Voltage with Respect to GND Storage Temperature DC Output Current Max. -0.5 to +4.6 -0.5 to +7.0 -0.5 to VCC + 0.5 -65 to +150 -60 to +60 Unit V V V
VCC
1O5 1O6
VCC
1D5 1D6
GND
1O7 1O8 2O1 2O2
GND
1D7 1D8 2D1 2D2
C
mA
GND
2O3 2O4
GND
2D3 2D4
2601 lnk 03 NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. Vcc terminals. 3. Input terminals. 4. Output and I/O terminals.
VCC
2O5 2O6
VCC
2D5 2D6
CAPACITANCE (TA = +25C, f = 1.0MHz)
Symbol Parameter(1) CIN Input Capacitance COUT Output Capacitance Conditions VIN = 0V VOUT = 0V Typ. 3.5 3.5 Max. Unit 6.0 pF 8.0
pF
GND
2O7 2O8 2OE
GND
2D7 2D8 2LE
2601 lnk 04 NOTE: 1. This parameter is measured at characterization but not tested.
FUNCTION TABLE(1)
SSOP/ TSSOP/TVSOP TOP VIEW
2601 drw 03
xDx H L X
Inputs xLE H H X
xOE OE L L H
Outputs xOx H L Z
2601 tbl 02
NOTE: 1. H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care Z = High Impedance
8.4
2
IDT74FCT163373/A/C 3.3V 16-BIT TRANSPARENT LATCH
COMMERCIAL TEMPERATURE RANGES
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: Commercial: TA = -40C to +85C, VCC = 2.7V to 3.6V
Symbol VIH VIL II H II L IOZH IOZL VIK IODH IODL VOH Parameter Input HIGH Level (Input pins) Input HIGH Level (I/O pins) Input LOW Level (Input and I/O pins) Input HIGH Current (Input pins) Input HIGH Current (I/O pins) Input LOW Current (Input pins) Input LOW Current (I/O pins) High Impedance Output Current (3-State Output pins) Clamp Diode Voltage Output HIGH Current Output LOW Current Output HIGH Voltage VCC = Max. VCC = Max. VI = 5.5V VI = VCC VI = GND VI = GND VO = VCC VO = GND VCC = Min., IIN = -18mA VCC = 3.3V, VIN = VIH or VIL, VO = VCC = Min. VIN = VIH or VIL VCC = 3.0V VIN = VIH or VIL VCC = Min. VIN = VIH or VIL 1.5V(3) VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V(3) IOH = -0.1mA IOH = -3mA IOH = -8mA IOL = 0.1mA IOL = 16mA IOL = 24mA VCC = 3.0V IOL = 24mA VIN = VIH or VIL VCC = Max., VO = GND(3)
--
Test Conditions(1) Guaranteed Logic HIGH Level Guaranteed Logic LOW Level
Min. 2.0 2.0 -0.5 -- -- -- -- -- -- -- -36 50 VCC-0.2 2.4 2.4 (5) -- -- -- -- -60 -- --
Typ.(2) -- --
--
Max. 5.5 VCC+0.5 0.8 1 1 1 1 1 1
-1.2
Unit V V A
-- -- -- -- -- -- -0.7
A V mA mA V
-60 90 -- 3.0 3.0 -- 0.2 0.3 0.3
-135
-110 200 -- -- -- 0.2 0.4 0.55 0.50 -240
--
VOL
Output LOW Voltage
V
IOS VH ICCL ICCH ICCZ
Short Circuit Current(4) Input Hysteresis Quiescent Power Supply Current
mA mV A
150 0.1
VCC = Max., VIN = GND or VCC
10
NOTES: 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at Vcc = 3.3V, +25C ambient. 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second. 4. This parameter is guaranteed but not tested. 5. VOH = VCC -0.6V at rated current.
2601 lnk 05
8.4
3
IDT74FCT163373/A/C 3.3V 16-BIT TRANSPARENT LATCH
COMMERCIAL TEMPERATURE RANGES
POWER SUPPLY CHARACTERISTICS
Symbol ICC ICCD Parameter Quiescent Power Supply Current TTL Inputs HIGH Dynamic Power Supply Current(4) VCC = Max. VCC = Max. Outputs Open xOE = GND One Input Toggling 50% Duty Cycle VCC = Max. Outputs Open fi =10MHz 50% Duty Cycle xOE = GND xLE = VCC One Bit Toggling VCC = Max. Outputs Open fi = 2.5MHz 50% Duty Cycle xOE = GND xLE = VCC Sixteen Bits Toggling VIN = VCC -0.6V VIN = GND -- 0.5 0.8 Test Conditions(1) VIN = VCC - 0.6V(3) VIN = VCC VIN = GND Min. -- -- Typ.(2) 2.0 50 Max. 30 75 Unit A A/ MHz
IC
Total Power Supply Current (6)
VIN = VCC VIN = GND
--
0.5
0.8
mA
VIN = VCC VIN = GND VIN = VCC -0.6V VIN = GND
--
2.0
3.0 (5)
--
2.0
3.3 (5)
NOTES: 1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at VCC = 3.3V, +25C ambient. 3. Per TTL driven input; all other inputs at VCC or GND. 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations. 5. Values for these conditions are examples of the ICC formula. These limits are guaranteed but not tested. 6. IC = IQUIESCENT + IINPUTS + IDYNAMIC IC = ICC + ICC DHNT + ICCD (fCPNCP/2 + fiNi) ICC = Quiescent Current (ICCL, ICCH and ICCZ) ICC = Power Supply Current for a TTL High Input DH = Duty Cycle for TTL Inputs High NT = Number of TTL Inputs at DH ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL) fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices) NCP = Number of Clock Inputs at fCP fi = Input Frequency Ni = Number of Inputs at fi
2601 tbl 06
8.4
4
IDT74FCT163373/A/C 3.3V 16-BIT TRANSPARENT LATCH
COMMERCIAL TEMPERATURE RANGES
SWITCHING CHARACTERISTICS OVER OPERATING RANGE(4)
FCT163373 Symbol tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ tSU tH tW tSK(o) Parameter Propagation Delay xDx to xOx Propagation Delay xLE to xOx Output Enable Time Output Disable Time Set-up Time HIGH or LOW, xDx to xLE Hold Time HIGH or LOW, xDx to xLE xLE Pulse Width HIGH Output Skew (3) Condition(1) CL = 50pF RL = 500 Min.(2) 1.5 2.0 1.5 1.5 2.0 1.5 6.0 -- Max. 8.0 13.0 12.0 7.5 -- -- -- 0.5 FCT163373A Min.(2) 1.5 2.0 1.5 1.5 2.0 1.5 5.0 -- Max. 5.2 8.5 6.5 5.5 -- -- -- 0.5 FCT163373C Min.(2) 1.5 2.0 1.5 1.5 2.0 1.5 5.0 -- Max. 4.2 5.5 5.5 5.0 -- -- -- 0.5 Unit ns ns ns ns ns ns ns ns
2601 tbl 07 NOTES: 1. See test circuit and waveforms. 2. Minimum limits are guaranteed but not tested on Propagation Delays. 3. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design. 4. Propagation Delays and Enable/Disable times are with VCC = 3.3V 0.3V, Normal Range. For VCC = 2.7V to 3.6V, Extended Range, all Propagation Delays and Enable/Disable times should be degraded by 20%.
8.4
5
IDT74FCT163373/A/C 3.3V 16-BIT TRANSPARENT LATCH
COMMERCIAL TEMPERATURE RANGES
TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS
6V V
CC
SWITCH POSITION
Open GND
500 V Pulse Generator R
T IN
V D.U.T.
OUT
Test Open Drain Disable Low Enable Low Disable High Enable High All Other tests
Switch 6V
50pF C
L
500
SET-UP, HOLD AND RELEASE TIMES
DATA INPUT TIMING INPUT ASYNCHRONOUS CONTROL PRESET CLEAR ETC. SYNCHRONOUS CONTROL PRESET CLEAR CLOCK ENABLE ETC. tSU
tH
tREM
tSU
tH
PROPAGATION DELAY
SAME PHASE INPUT TRANSITION tPLH OUTPUT tPLH OPPOSITE PHASE INPUT TRANSITION tPHL tPHL 3V 1.5V 0V VOH 1.5V VOL 3V 1.5V 0V
GND Open
2601 lnk 08 DEFINITIONS: CL= Load capacitance: includes jig and probe capacitance. RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.
2601 drw 05
PULSE WIDTH
3V 1.5V 0V 3V 1.5V 0V 3V 1.5V 0V 3V 1.5V 0V
LOW-HIGH-LOW PULSE tW HIGH-LOW-HIGH PULSE
1.5V
1.5V
2601 drw 07
2601 drw 06
ENABLE AND DISABLE TIMES
ENABLE CONTROL INPUT tPZL OUTPUT NORMALLY SWITCH 6V LOW tPZH OUTPUT NORMALLY HIGH SWITCH GND 3V 1.5V tPHZ 0.3V 1.5V 0V 0V
2601 drw 09
DISABLE 3V 1.5V tPLZ 0V 3V 0.3V VOL VOH
2601 drw 08
NOTES: 1. Diagram shown for input Control Enable-LOW and input Control DisableHIGH. 2. Pulse Generator for All Pulses: Rate 1.0MHz; tF 2.5ns; tR 2.5ns. 3. If VCC is below 3V, input voltage swings should be adjusted not to exceed VCC.
8.4
6
IDT74FCT163373/A/C 3.3V 16-BIT TRANSPARENT LATCH
COMMERCIAL TEMPERATURE RANGES
ORDERING INFORMATION
IDT XX FCT XXXX Temp. Range Device Type X Package
PV PA PF 163373 163373A 163373C 74
Shrink Small Outline Package (SO48-1) Thin Shrink Small Outline Package (SO48-2) Thin Very Small Outline Package (SO48-3) Non-Inverting 16-Bit Transparent Latch
-40C to +85C
2601 drw 10
8.4
7

▲Up To Search▲

Price & Availability of IDT74FCT163373APA

	To Download IDT74FCT163373APA Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .